Transactional Memory

STM Model

Bisimulation

▲ロト ▲帰ト ▲ヨト ▲ヨト 三日 - の々ぐ

Conclusion

Compiler Correctness for Software Transactional Memory

Liyang HU

Foundations of Programming Group School of Computer Science and IT University of Nottingham

FoP Away Day, January 17th, 2007

| Background ●○○○○○○ | Transactional Memory | STM Model | Bisimulation | Conclusion |
|-----------------------|----------------------|-----------|--------------|------------|
| Why Co | ncurrency? | | | |

Limits of Technology

- Speed: 4GHz; plateaued over 2 years ago
- Power: 130W(!) from a die less than 15mm by 15mm
- Size: 65nm in 2006 about 300 atoms across

Recent Trends

- Dual, even quad cores on a single package
- Multiprocessing has arrived for the mass market

Concurrent Programming (Is Hard!)

- Market leader: mutual exclusion
- Difficult to reason with

Background ○●○○○○○○ Transactional Memory

STM Model

Bisimulation

Conclusion

Example

Race Conditions

 $\begin{array}{l} deposit :: \mathsf{Account} \to \mathsf{Integer} \to \mathsf{IO} () \\ deposit \ account \ amount = \mathbf{do} \\ balance \leftarrow read \ account \\ write \ account \ (balance + amount) \end{array}$

| Τh | read | account Balance |
|----|--------------------------------------|-------------------|
| А | balanceA ← read account | initial |
| В | $balanceB \leftarrow read \ account$ | initial |
| В | write account (balanceB + amountB) | initial + amountB |
| Α | write account (balanceA + amountA) | initial + amountA |

Transactional Memory

STM Model

Bisimulation

Conclusion

Example

Lack of Compositionality

```
deposit :: Account \rightarrow Integer \rightarrow IO ()
deposit account amount = do
  lock account
  balance \leftarrow read account
  write account (balance + amount)
  release account
transfer :: Account \rightarrow Account \rightarrow Integer \rightarrow IO ()
transfer from to amount = do
  withdraw from amount
  deposit to amount
```

Background ○○●○○○○○ STM Model

Bisimulation

Conclusion

Example

Lack of Compositionality (Solution?)

deposit :: Account \rightarrow Integer \rightarrow IO () deposit account amount = **do** balance \leftarrow read account write account (balance + amount) transfer :: Account \rightarrow Account \rightarrow Integer \rightarrow IO () transfer from to amount = **do** lock from; lock to withdraw from amount deposit to amount release from: release to

Transactional Memory

STM Model

Bisimulation

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 善臣 - のへで

Conclusion

Example

Deadlock

- Thread A: *transfer* x y 100
- Thread B: transfer y x 200

| Th | read | Account x | Account y | Action |
|----|--------|-----------|-----------|--------------------|
| Α | lock x | free | free | acquites lock on x |
| В | lock y | held by A | free | acquires lock on y |
| В | lock x | held by A | held by B | waits for x |
| А | lock y | held by A | held by B | waits for y |

Background ○○○○●○○○ Transactional Memory

STM Model

Bisimulation

Conclusion

Mutual Exclusion

Pitfalls

- Race conditions
- Priority inversion
- Deadlock
- Locking is often advisory

Drawbacks

- Correct code does not compose
- Overly conservative
- Granularity versus scalability

| Background |
|------------|
| 00000000 |

Transactional Memory

STM Model

Bisimulation

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

Conclusion

Transactional Model

What are Transactions?

- Arbitrary command sequence as an indivisible unit
- Declarative rather than descriptive
- Optimistic execution

Transactional Solution

work = **do** begin transfer a b 100 commit Background ○○○○○●○ Transactional Memory

STM Model

Bisimulation

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

Conclusion

Advantages of Transactions

ACID Properties

- Atomicity: all or nothing
 - Fewer interleavings to consider
- Consistency: ensure invariants
 - System-enforced
- Isolation: no observable intermediate state
 - Guaranteed non-interference
- Durability: persistence through system failure
 - Simplifies error-handling
 - Not applicable for transactional memory

| Background | |
|------------|--|
| 00000000 | |

Transactional Memory

STM Model

Bisimulation

Conclusion

Optimistic Execution

Transactional Deposit

```
deposit :: Account → Integer → IO ()
deposit account amount = do
begin
balance ← read account
-- another transaction commits, modifying account
write account (balance + amount)
commit -- fails
```

Failure and Retry

- DBMS tracks transaction dependencies
- External writes to account after initial read unacceptable
- Application can retry if aborted (not traditionally automatic)

| Background |
|------------|
| 00000000 |

Transactional Memory

STM Model

Bisimulation

Conclusion

Hardware Assistance

Atomic Instructions

- E.g. fetch-and-add, test-and-set
- Used to efficiently implement *mutual exclusion*

Avoiding Explicit Synchronisation

- Compare-and-Swap
 - CAS (a), b, c if $(a) \equiv b$ then swap (a) with c
- Load-Linked / Store Conditional
 - Load-linked places watch on memory bus; begins 'transaction'
 - Access to watched location invalidates transaction
 - Store-conditional returns error code on failure
- Still not quite fully-fledged transactions

Transactional Memory

STM Model

Bisimulation

Conclusion

More Versatility?

Proposed Extensions

- Multi-word CAS
- Hardware Transactional Memory (Herlihy and Moss, 1993)
- Not available on a processor near you...

Software Transactional Memory

- Why wait for hardware? (Shavit and Touitou, 1995)
- Typical STM *libraries* difficult to use
- Language extension in Java (Harris and Fraser, 2003)

| Background | Transactional Memory | STM Model | Bisimulation | Conclusion |
|---|-----------------------------|-----------|--------------|------------|
| ackground Transactional Memory 00000000 000000 STM in Heckell | | | | |

Composable Memory Transactions (Harris et al., 2005)

- Implemented in Glasgow Haskell Compiler
- Library and runtime system only; no language change

STM Haskell Primitives

```
instance Monad STM where \{ \ \dots \}
```

```
\begin{array}{ll} \textit{newTVar} & :: \mathsf{STM} (\mathsf{TVar} \ \alpha) \\ \textit{readTVar} & :: \mathsf{TVar} \ \alpha \to \mathsf{STM} \ \alpha \\ \textit{writeTVar} & :: \mathsf{TVar} \ \alpha \to \alpha \to \mathsf{STM} \ () \\ \textit{retry} & :: \mathsf{STM} \ \alpha \\ \textit{orElse} & :: \mathsf{STM} \ \alpha \to \mathsf{STM} \ \alpha \to \mathsf{STM} \ \alpha \\ \textit{atomic} & :: \mathsf{STM} \ \alpha \to \mathsf{IO} \ \alpha \end{array}
```

| Background | Transactional Memory ○○○●○○○ | STM Model 000000000000 | Bisimulation | Conclusio |
|--------------------------|---------------------------------|---------------------------|--------------|-----------|
| Restricting Side-Effects | | | | |

IO Actions

```
launchMissiles :: IO ()
atomic $ do
    launchMissiles -- compile-time error: type mismatch
    ... retry ...
```

STM Monad

Irreversible side-effects prohibited – the IO monad

・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・

- Can only read/write TVars
- But any *pure* code is allowed

Transactional Memory

STM Model

Bisimulation

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

Conclusion

Alternative Blocking

Try Again

- STM Haskell introduces the retry keyword
- Used where programs would block, or signal recoverable error

Composition

- orElse combines two transactions: a 'orElse' b
- Leftist: tries a first, returns if a returns
- If a calls retry, attempt b; one or the other succeeds

| Background |
|------------|
| |

STM Model

Bisimulation

・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・

Conclusion

Code Flexibility

Blocking or Non-Blocking?

 $\begin{array}{ll} popBlocking & :: \mathsf{TVar} \ [\mathsf{Integer}] \to \mathsf{STM} \ \mathsf{Integer} \\ popBlocking \ ts = \mathsf{do} \\ s \leftarrow readTVar \ ts \\ \mathbf{case} \ s \ \mathbf{of} \ [] & \to retry \\ & (x:xs) \to \mathsf{do} \ writeTVar \ xs; return \ x \\ popNonblocking \ :: \mathsf{TVar} \ [\mathsf{Integer}] \to \mathsf{STM} \ (\mathsf{Maybe} \ \mathsf{Integer}) \\ popNonblocking \ ts = \ liftM \ \mathsf{Just} \ (popBlocking \ ts) \\ & `orElse` \ return \ \mathsf{Nothing} \end{array}$

Similarly turn non-blocking into blocking

| Background |
|------------|
| 00000000 |

Transactional Memory

STM Model

Bisimulation

・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・

Conclusion

Formal Semantics

Transition Rule for atomic

$$\frac{m \rightarrow^* \overline{n}}{\text{atomic } m \rightarrow \overline{n}}$$

The Need for a Low-Level Semantics

- Mixed big and small step semantics
 - No concurrent/optimistic execution of transactions
 - Doesn't use logs, as mentioned in the implementation
- Informal description of implementation
 - No attempt to relate to formal semantics
- How do we show any implementation correct?

Transactional Memory

STM Model

Bisimulation

Conclusion

Simplification of STM Haskell

Syntax

 $\mathsf{E} ::= \mathbb{Z} \mid \mathsf{E} + \mathsf{E} \mid \textbf{rd}$ Name $\mid \textbf{wr}$ Name $\mathsf{E} \mid \textbf{atomic} \mid \mathsf{E}$

Comparison with STM Haskell

| STM Hask | Model | |
|-----------|--|------------------|
| (≫=) | :: STM $\alpha \rightarrow (\alpha \rightarrow \text{STM } \beta) \rightarrow \text{STM } \beta$ | e + f |
| return | $:: \alpha \to STM \ \alpha$ | $m\in\mathbb{Z}$ |
| retry | :: STM α | |
| orElse | :: STM $\alpha \rightarrow$ STM $\alpha \rightarrow$ STM α | |
| readTVar | :: TVar $\alpha \to STM \ \alpha$ | rd v |
| writeTVar | :: TVar $\alpha \rightarrow \alpha \rightarrow STM$ () | wr v e |
| newTVar | :: STM (TVar α) | |
| atomic | :: STM $\alpha \rightarrow 10 \alpha$ | atomic e |

Transactional Memory

STM Model

Bisimulation

Conclusion

Small-Step Semantics

$$\frac{\langle e, \sigma \rangle \longrightarrow \langle e', \sigma' \rangle}{\langle e+f, \sigma \rangle \longrightarrow \langle e'+f, \sigma' \rangle} \qquad \qquad \frac{\langle f, \sigma \rangle \longrightarrow \langle f', \sigma' \rangle}{\langle n+f, \sigma \rangle \longrightarrow \langle n+f', \sigma' \rangle} \\ (ADDL) \qquad \qquad (ADDR) \\
\overline{\langle n+m, \sigma \rangle \longrightarrow \langle \overline{n+m}, \sigma \rangle} \qquad \qquad (ADDR) \\
\overline{\langle n+m, \sigma \rangle \longrightarrow \langle \overline{n+m}, \sigma \rangle} \qquad \qquad (ADDR) \\
\overline{\langle ADDZ \rangle} \qquad \qquad (ADDZ) \qquad \qquad (READ) \\
\overline{\langle e, \sigma \rangle \longrightarrow \langle e', \sigma' \rangle} \qquad \qquad (READ) \\
\overline{\langle wr \ v \ e, \sigma \rangle \longrightarrow \langle e', \sigma' \rangle} \qquad \qquad (ATOMIC) \\
\overline{\langle wr \ v \ \overline{n}, \sigma \rangle \longrightarrow \langle \sigma(v), \sigma[v \mapsto n] \rangle} \\
(WRITEZ)$$

◆□ > ◆□ > ◆三 > ◆三 > 三 - のへで

| Background | |
|------------|--|
| 00000000 | |

Transactional Memory

STM Model

Bisimulation

Conclusion

Concurrent Evaluation

Expression Soup

| P ::= E P [] P | $\frac{\langle e, \sigma \rangle \longrightarrow \langle e', \sigma' \rangle}{\langle e, \sigma \rangle \longrightarrow \langle e, \sigma' \rangle} $ (SEQ) |
|---|---|
| $\frac{\langle p, \sigma \rangle \longrightarrow \langle p', \sigma' \rangle}{\langle p \ q, \sigma \rangle \longrightarrow \langle p' \ q, \sigma' \rangle} $ (ParL) | $\frac{\langle \boldsymbol{q}, \sigma \rangle \longrightarrow \langle \boldsymbol{q}', \sigma' \rangle}{\langle \boldsymbol{p} \ \boldsymbol{q}, \sigma \rangle \longrightarrow \langle \boldsymbol{p} \ \boldsymbol{q}', \sigma' \rangle} (\text{PARR})$ |

Example

• rd "x" + rd "x"
$$[]$$
 wr "x" 1 — yields 0, 1 or 2

Transactional Memory

STM Model

Bisimulation

Conclusion

Virtual Machine

Instruction Set

- Typical stack machine with a shared store
- LOAD and SWAP are transaction-local if one is active
- BEGIN marks the start of a transaction
- COMMIT marks the end; retries on failure

Implementation?

• Easiest: stop-the-world; no interleaving of transactions

Transactional Memory

STM Model

Bisimulation

・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・

Conclusion

Logs and Transaction Frames

Goals

- Isolate changes to global state
- 2 Re-run transaction on abort

Transaction Frame

We need to record:

- for each variable accessed,
 - its original value to check for conflicting commits; and
 - value of writes to it subsequent reads return this value
- the transaction's starting address to re-run if commit fails
 - and strictly speaking, the stack too...

Each frame is a pair

 $\langle ip, rw
angle \in \mathsf{TransactionFrame} \equiv \mathsf{Instruction}^* imes (\mathsf{Name}
ightarrow \mathbb{Z} \ imes \mathbb{Z})$

Transactional Memory

STM Model

Bisimulation

▲ロト ▲帰ト ▲ヨト ▲ヨト 三日 - の々ぐ

Conclusion

Concurrent Execution

Threads

 $\langle \textit{ip}, \textit{sp}, \textit{tp} \rangle \in \mathsf{Thread} \equiv \mathsf{Instruction}^* \times \mathbb{Z}^* \times \mathsf{TransactionFrame}^*$

Thread Soup

Program ::= Thread | Program || Program

- \bullet Rules $({\rm Seq}),\,({\rm ParL})$ and $({\rm ParR})$ will suffice
- Threads execute paired with a shared store

| Background |
|------------|
| 00000000 |

Transactional Memory

STM Model

Bisimulation

Conclusion

Compiler

E to Instruction*

 $compE \in E \rightarrow Instruction^* \rightarrow Instruction^*$ $compE \overline{n} \qquad c = PUSH \quad n:c$ $compE (e+f) \qquad c = compE \ e \ (compE \ f \ (ADD:c))$ $compE \ (rd \ v) \qquad c = LOAD \ v:c$ $compE \ (wr \ v \ e) \qquad c = compE \ e \ (SWAP \ v:c)$ $compE \ (atomic \ e) \ c = BEGIN : compE \ e \ (COMMIT:c)$

P to Program

 $\begin{array}{ll} compP \in \mathsf{P} \to \mathsf{Program} \\ compP \ e &= \langle |compEe[]|, \ |[]|, \ |[]| \rangle \\ compP \ (p \ [] \ q) = compP \ p \ [] \ compP \ q \end{array}$

| Background | Transactional Memory | STM Model ○○○○○○●○○○○ | Bisimulation | Conclusio |
|------------|----------------------|--------------------------|--------------|-----------|
| Correct | ness | | | |
| | | | | |

Sequential

Concurrent

 $\forall p$

• $ns \in \mathsf{P}$ contains only integer expressions of the form \overline{n}

• $rs \in$ Program structurally identical to ns but with $\overline{n} \mapsto \langle [], [n], [] \rangle$

(日) (四) (王) (日) (日) (日)

Transactional Memory

STM Model

Bisimulation

Conclusion

Model Verification

Implementation

• Small-step semantics, compiler and VM in Haskell

• Can express compiler correctness as following function: $propCC :: P \rightarrow Bool$ $propCC p = (result \circ run) (p, \sigma_0) \equiv (result \circ run) (compP p, \sigma_0)$

QuickCheck

- Generates random input, attempts to falsify proposition:
 > quickCheck propCC
 OK, passed 100 tests.
 >
- Inspires confidence that a formal proof is possible...

Transactional Memory

STM Model

Bisimulation

Conclusion

Interference and Serialisability

Questions

- What kind of interference can we allow?
- How do we serialise transactions? When do they 'happen'?

| Interfering | Transactions | 5 | | | |
|---|---------------|--------------------------|---------------|----------------------------|----------------------------|
| Thread | | | | TV | ars |
| A | В | С | D | x | у |
| $rd \ x \mapsto 0$ $rd \ y \mapsto 1$ \dots commit? | wr x 1 | wr y (rd $x \mapsto 1$) | wr x 0 | 0 1 1 1 0 0 | 0 0 1 1 1 1 |

▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ 三臣 - のへで

Transactional Memory

STM Model

Bisimulation

Conclusion

Optimistic Speculation

Answers

- Permitted interference?
 - On initial access, bet on variable's final pre-commit value
 - Allow any changes, provided original value restored
 - If so, the transaction commits successfully
- At what point does a transaction take place?
 - Certainly not when the transaction begins
 - Pre-commit, x and y matches what thread A initially read
 - Hence, can collapse down to the successful commit point

Read / Write Reordering

- Reads happen immediately
- Writes buffered until commit time
- Commit behaves almost like MCAS

STM Model

Bisimulation

(日)、

э

Conclusion

On Equality

Equality Strengths

- Value, or structural
 - Fast for primitive values, bad for lazy thunks
- Pointer
 - Efficient for unevaluated thunks and primitive values
 - Can't replace value by a copy of the same
- Version
 - Considers writes without regard to actual values involved
 - By pairing values with an incrementing version number
 - $\bullet\,$ Or by a watch on the memory location, c.f. LL/SC
- State
 - All changes to shared state undesirable
- World
 - All interleaving undesirable

| Background |
|------------|
| |

Transactional Memory

STM Model

Bisimulation

Conclusion

Existing Methodology





- Compiler correct if *s*[[*p*]] bisimilar to *t*[[*compile p*]]
- Target operational semantics adequate relative to HOCC

Transactional Memory

STM Model

Bisimulation

▲ロト ▲帰ト ▲ヨト ▲ヨト 三日 - の々ぐ

Conclusion

Something Simpler?

Aim and Overview

- Avoid so many layers of translation; too much room for error
- Give source/target languages small-step/operational semantics
- Augment semantics with labelled transition system
- Direct bisimulation between the two semantics

Transactional Memory

STM Model

Bisimulation

Conclusion

Expressions and Evaluation

Expressions

$$\mathsf{E} ::= \mathbb{Z} \mid \mathsf{E} + \mathsf{E}$$

- \bullet Addition supplemented with a $(\rm ZAP)$ rule
- Simple form of non-determinacy
- Left-biased evaluation

Labelled Transition System

Action ::=
$$\mathbb{Z} + \mathbb{Z} \mid \mathbb{Z} \notin \mathbb{Z}$$

Label ::= Action $\mid \tau$
 $\rightarrow \subseteq \mathsf{E} \times \mathsf{Label} \times \mathsf{E}$

| Background |
|------------|
| 00000000 |

Transactional Memory

STM Model

Bisimulation

Conclusion

Evaluation

Reduction Rules

$$\frac{}{\overline{n} + \overline{m} \xrightarrow{n+m} \overline{n+m}} (ADD) \qquad \qquad \overline{\overline{n} + \overline{m} \xrightarrow{n_{2}^{\prime} m} 0} (ZAP)$$

$$\frac{e \xrightarrow{\alpha} e'}{e + f \xrightarrow{\alpha} e' + f} (ADDL) \qquad \qquad \frac{f \xrightarrow{\alpha} f'}{\overline{n} + f \xrightarrow{\alpha} \overline{n} + f'} (ADDR)$$

Choice of Action

- Differentiate base case reductions in source language
- Two symbols are enough but...
- Conceivably, a broken compiler could keep structure intact
- Include operands to ensure the same values are computed

| Background | |
|------------|--|
| 00000000 | |

Transactional Memory

STM Model

Bisimulation

Conclusion

Compiler

Virtual Machine

 $I ::= PUSH \mathbb{Z} | ADD$ $M = I^* \times \mathbb{Z}^*$ $\xrightarrow{\cdot} \subseteq M \times Label \times M$

Compiler

compile :: $E \rightarrow I^* \rightarrow I^*$ compile \overline{n} is = PUSH n : is compile (x + y) is = compile x is' where is' = compile y (ADD : is)

Execution

Transactional Memory

STM Model

Bisimulation

Conclusion

Virtual Machina Transitia

Virtual Machine Transitions

$$\langle \mathsf{PUSH} \ n : \iota s, \ \sigma \rangle \xrightarrow{\tau} \langle \iota s, \ n : \sigma \rangle$$
 (PUSH)

$$\langle \mathsf{ADD} : \iota s, \ m : n : \sigma \rangle \xrightarrow{n+m} \langle \iota s, \ n+m : \sigma \rangle$$
 (ADD)

$$\langle \mathsf{ADD} : \mathfrak{s}, \ \mathfrak{m} : \mathfrak{n} : \sigma \rangle \xrightarrow{\mathfrak{n} \notin \mathfrak{m}} \langle \mathfrak{s}, \ \mathfrak{0} : \sigma \rangle$$
 (ZAP)

 \bullet Similar non-deterministic semantics, c.f. $({\rm Add})$ and $({\rm ZAP})$

Transactional Memory

STM Model

Bisimulation

Conclusion

Mixed Bisimulation

Motivation

- Can express correctness as $\langle compile \; x \; [\;], \; [\;]
 angle pprox x$
 - $\bullet\,$ At every reduction step, anything LHS can do, RHS can follow
- Proof for something like this: structural induction on e?
- Need to generalise on stack, instruction continuation...
- Introduce expression contexts, c[[·]]?
- Can certainly relate stack and continuation to context
 - But proof turns very messy; this is a simple language!

Combined Machine – Existing Technology!

 $\mathsf{C} \equiv (\mathsf{E} + \mathbf{1}) \times \mathsf{M}$

 $\xrightarrow{\cdot} \subseteq \mathsf{C} \times \mathsf{Label} \times \mathsf{C}$

Transactional Memory

STM Model

Bisimulation

Conclusion

Combined Semantics

Transition Rules

$$\frac{x \xrightarrow{\alpha} x'}{\langle x, \ is, \ \sigma \rangle \xrightarrow{\alpha} \langle x', \ is, \ \sigma \rangle} \quad (EVAL)$$

$$\frac{\langle \overline{n}, \ is, \ \sigma \rangle \xrightarrow{\tau} \langle \bullet, \ is, \ n : \sigma \rangle}{\langle \overline{\bullet}, \ is, \ \sigma \rangle \xrightarrow{\alpha} \langle \bullet, \ is', \ \sigma' \rangle} \quad (EXEC)$$

▲□▶ ▲□▶ ▲□▶ ▲□▶ = 三 つくぐ

| Background | Transactional Memory | STM Model | Bisimulation ○○○○○○○●○○○○○ | Conclusion |
|------------|----------------------|-----------|-------------------------------|------------|
| Weak Si | mulation | | | |

Definition

A non-empty relation $\mathfrak{R} \subseteq C \times C$ is a *weak simulation* iff for all $c \ \mathfrak{R} \ d$,

$$c \xrightarrow{\alpha} c' \text{ implies } \exists d'. d \xrightarrow{\alpha} d' \land c' \mathfrak{R} d'$$

- There exists a maximal \mathfrak{R} : we name it \succ
- $c \succ d$ and $c \preccurlyeq d$ iff $c \approx d$

Lemma (Eliding τ)

If $c \xrightarrow{\tau} c'$ is the only possible transition by c, then:

$$\frac{c \xrightarrow{\tau} c'}{c \preccurlyeq c'} \quad \text{and} \quad \frac{c \xrightarrow{\tau} c'}{c \succcurlyeq c'} \ , \quad \text{or} \quad \frac{c \xrightarrow{\tau} c'}{c \approx c'}$$

Transactional Memory

STM Model

Bisimulation

Conclusion

Compiler Correctness

Theorem 1 (Soundness)

$$\langle x, us, \sigma \rangle \succcurlyeq \langle \bullet, \text{ compile } x us, \sigma \rangle$$

Everything program does permitted by expression semantics

Proof Overview

- In this case, soundness and completeness proofs ares identical
 - Recover separate proofs by replacing pprox with \preccurlyeq or \succcurlyeq
- Completeness may not always be possible or even required
- Corollary (Correctness): $\langle x, [], []
 angle pprox \langle ullet, \ compile \ x [], []
 angle$
- Selected highlights follow. .
 - For full details, see my first year transfer dissertation

Transactional Memory

STM Model

Bisimulation

Conclusion

Compiler Correctness

Theorem 2 (Completeness)

$$\langle x, is, \sigma \rangle \preccurlyeq \langle \bullet, \text{ compile } x is, \sigma \rangle$$

Program does everything permitted by expression semantics

Proof Overview

- In this case, soundness and completeness proofs ares identical
 - Recover separate proofs by replacing pprox with \preccurlyeq or \succcurlyeq
- Completeness may not always be possible or even required
- Corollary (Correctness): $\langle x, [], []
 angle pprox \langle ullet, \ compile \ x [], []
 angle$
- Selected highlights follow. .
 - For full details, see my first year transfer dissertation

Transactional Memory

STM Model

Bisimulation

Conclusion

Compiler Correctness

Theorem 3 (Bisimulation)

$$\langle x, \ \mathit{\textit{s}}, \ \sigma
angle pprox \langle ullet, \ \mathit{compile} \ x \ \mathit{\textit{s}}, \ \sigma
angle$$

Program is a bisimulation of expression semantics

Proof Overview

- In this case, soundness and completeness proofs ares identical
 - $\bullet~$ Recover separate proofs by replacing \approx with \preccurlyeq or \succcurlyeq
- Completeness may not always be possible or even required
- Corollary (Correctness): $\langle x, [], [] \rangle \approx \langle \bullet, \text{ compile } x [], [] \rangle$
- Selected highlights follow...
 - For full details, see my first year transfer dissertation



Inductive Case: $x \equiv y + z$ Have induction hypothesis for y: $\forall \imath s', \sigma'. \langle y, \imath s', \sigma' \rangle \approx \langle \bullet, \text{ compile } y \imath s', \sigma' \rangle$ and also for z. Then: $\langle \bullet, \text{ compile } (y+z) | s, \sigma \rangle$ \equiv { definition of *compile* } $\langle \bullet, \text{ compile } y \text{ (compile } z \text{ (ADD : } s)), \sigma \rangle$ \approx { induction hypothesis for y } $\langle y, \text{ compile } z \text{ (ADD : } is), \sigma \rangle$ \approx { by lemma 4, given induction hypothesis for z } $\langle v + z, \iota s, \sigma \rangle$

◆□▶ ▲□▶ ▲目▶ ▲□▶ ▲□▶

Transactional Memory

STM Model

Bisimulation

Conclusion

Additional Lemmas

Lemma 4 (Evaluate Left)

Given (•, compile z ıs',
$$\sigma' \rangle \approx \langle z, \, \iota s', \, \sigma' \rangle$$
,
 $\langle y, \text{ compile } z \text{ (ADD : } \iota s), \, \sigma \rangle \approx \langle y + z, \, \iota s, \, \sigma \rangle$

Proof – case $y \neq \overline{m}$ LHS: $y \xrightarrow{\alpha} y'$ $\langle y, \text{ compile } z \text{ (ADD } is), \sigma \rangle$ (EVAL) $\xrightarrow{\alpha} \langle y', \text{ compile } z \text{ (ADD } : is), \sigma \rangle$ RHS: $\frac{y \xrightarrow{\alpha} y'}{y + z \xrightarrow{\alpha} y' + z} \text{ (ADDL)}$ $\frac{y + z \xrightarrow{\alpha} y' + z}{\langle y + z, is, \sigma \rangle} \text{ (EVAL)}$

▲□▶ ▲圖▶ ▲画▶ ▲画▶ ▲回▶

Transactional Memory

STM Model

Bisimulation

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

Conclusion

Additional Lemmas

Lemma 5 (Evaluate Right)

$$\langle z, \text{ ADD} : \iota s, \ \overline{m} : \sigma \rangle \approx \langle \overline{m} + z, \ \iota s, \ \sigma \rangle$$

• The $z \not\equiv \overline{n}$ case proceeds as lemma 4

Proof Method

- Uses simple equational reasoning and logic
- No need to consider sets of machine states / expressions
- Where there is non-determinism, we can chase diagrams
 - $\bullet\,$ Weak bisimulation: traces $\alpha\tau$ and $\tau\alpha$ are equivalent

Transactional Memory

STM Model

Bisimulation

Conclusion

Chasing Diagrams

Proof of lemma 5 – case $z \equiv \overline{n}$



Da C

STM Model

Conclusion

Future Work

- Extension of language with parallelism
- Exceptions and interrupts
- Proof of STM model
- Richer transactional memory constructs?
 - Forking within transactions
 - Compensating transactions
 - Data invariants