Computer Systems Architecture http://cs.nott.ac.uk/~txa/g51csa/

Thorsten Altenkirch and Liyang Hu

School of Computer Science University of Nottingham

Lecture 07: Signedness, Overflow, Multiplication and Division



MIPS Instructions

DUDUUUU

Signed and Unsigned Instructions

- MIPS can interpret words as signed or unsigned
- Many instructions have signed and unsigned variants

slt vs sltu dst, src_0 , src_1 – Set on Less-Than

- slt interprets *src*₀ and *src*₁ as *signed* integers
- While sltu interprets src_0 and src_1 as unsigned
- What is the result from each of the following instructions?

\$s1	FFFFFFFF ₁₆	slt \$s0, \$s1, \$	Ss2
\$s2	00000001 ₁₆	sltu \$s0, \$s1,	\$s2

slt
$$\$s0 = 1$$
 because $-1 < 1$
sltu $\$s0 = 0$ because $2^{32} - 1 \not< 1$

MIPS Instructions

Sign Extension

- What about signed bytes and half-words (in memory)?
- Run: lbu \$s0, (\$a0) with $M[a0] = 123456FF_{16}$
 - Loads the byte FF_{16} $(=-1_{10})$ into \$s0
 - But now \$s0 contains 000000FF₁₆ = 255₁₀!
 - How do we preserve the intended value?

Sign Extension

• For a signed byte, copy the MSB (bit 7) 24 times:

X	• • •	\leftarrow	•••	X	хууу уууу
	\leftarrow	24 bits	\rightarrow		\leftarrow 8 bits \rightarrow

- $\bullet\,$ e.g. D6_{16} $(=-42_{10})$ is sign-extended to <code>FFFFFD6_{16</code>
- lb and lh performs sign extension; lbu and lhu does not
 Usually use bytes for characters, so lbu used more often

Signed Overflow

- add/addi/addu/addiu use the same addition circuits
 - But constants in addi/addiu are always sign-extended
- However, add and addi also check for overflow
 - Overflow when result exceeds $-2^{31} \le x < 2^{31}$
 - On overflow, trigger an error exception
 - Try li \$t0, 0x7fffffff in SPIM! addi \$t0, \$t0, 1
- addu/addiu doesn't check for overflow
 - We can check for ourselves: avoid triggering exception
- There is also subu, subtraction without overflow checking



MIPS Instructions

Checking for Overflow

```
dst = src<sub>0</sub> + src<sub>1</sub>
if(sign(src<sub>0</sub>) != sign(src<sub>1</sub>))
  goto no_overflow;
if(sign(dst) == sign(src<sub>0</sub>))
  goto no_overflow;
  # we have overflow!
no_overflow:
# rest of program
```

```
addu $s0, $s1, $s2
xor $t0, $s1, $s2
blt $t0, $zero, no_overflow
xor $t0, $s0, $s1
bge $t0, $zero, no_overflow
    # we have overflow!
no_overflow:
# rest of program
```

- xor *dst*, *src*₀, *src*₁ returns
 - a positive dst when the sign bit of src_0 and src_1 match
 - a negative dst when the sign bit of src0 and src1 differ

• sign(x)=x&0x8000 for 32 bit numbers.



Nottingham

Multiplication

- Product of m- and n-digit numbers requires m + n digits
 - Multiplying 4-digit numbers needs 8 digits
- Binary case needs only multiply by 0 or 1, and addition

Long	Mult	tipli	cat	ion	in	Deo	cima	al		
						6	2	9	5	
	\times					2	8	1	7	
					4	4	0	6	5	
					6	2	9	5		
			5	0	3	6	0			
	+	1	2	5	9	0				Partial Sums
	=	1	7	7	3	3	0	1	5	

Multiplication

- Product of m- and n-digit numbers requires m + n digits
 - Multiplying 4-digit numbers needs 8 digits
- Binary case needs only multiply by 0 or 1, and addition

Long Multiplication in Binary											
						1	1	0	1	$\mathtt{a}=13_{10}$	
	\times					1	0	1	1	$\mathtt{b}=11_{10}$	
						1	1	0	1		-
					1	1	0	1			
				0	0	0	0				
	+		1	1	0	1				Partial Sums	
	=	1	0	0	0	1	1	1	1	$c=143_{10}$	
										A ' N	ottingha

MIPS Instructions

n-Bit Binary Multiplication



- Given a and b, calculates c = a * b
- Optimisation: exit as soon as b == 0
- But doesn't work for signed numbers!
 - Take magnitude, multiply, then fix sign?



MIPS Instructions

Signed Binary Multiplication

- Signed numbers can be infinitely sign-extended
 - Positive numbers prefixed by an 'infinite' number of 0s
 - Negative numbers prefixed by an 'infinite' number of 1s
- Sign-extend a and b to 2n digits for multiplication
 - Must loop 2n times as a result
 - But can still exit early when b == 0



MIPS Instructions

m

Division

Long Division in Decimal Divisor 2 1 Quotient Dividend ÷ $\times 0$ $\times 0$ $\times 2$ 0 0 _ $\times 1$ _ $\times 3$ Remainder

Multiplication and Division $\circ \circ \circ \bullet \circ$

MIPS Instructions

m

Division

Long Division in Binary											
	Divisor		or	0	0	1	0	1	1	1	Quotient
÷	1	0	1	1	1	1	0	1	0	1	Dividend
		1	0	1	0	0	0	0	0	0	$\times 0$
			1	0	1	0	0	0	0	0	$\times 0$
			—	1	0	1	0	0	0	0	imes 1
					1	0	0	1	0	1	
					1	0	1	0	0	0	$\times 0$
					—	1	0	1	0	0	imes 1
						1	0	0	0	1	
						—	1	0	1	0	imes 1
								1	1	1	
							_	1	0	1	imes 1
									1	0	Remainder

Signedness and Overflow

Multiplication and Division

MIPS Instructions

The University of Nottingham

n-Bit Binary Division



- Given dividend a and divisor b
 - Calculates their quotient d = a / b
 - Leaves the remainder in a = a % b
- Equivalent C code:
 - d = 0; b = b << n; for(i = 0; i < n; i++) { b = b >> 1; d = d << 1; if(a >= b) { a = a - b; d = d + 1; } }

Multiplication and Division on the MIPS

- $Mul^{\underline{n}}$ produces a 64-bit word; div^{<u>n</u>} two 32-bit results
 - No way to encode two destination registers...
- Slow compared to e.g. addition; takes many cycles
 - Would stall the next instructions in the pipeline
- Independent unit (from main ALU) for mul^{<u>n</u>} and div<u>n</u>
 - Source operands come from the usual register file
 - Results written to two special registers HI and LO

mfhi dst / mflo dst — move from HI/LO



MIPS Multiplication

mult src_0 , src_1 / multu src_0 , src_1 — multiplication

- HI := upper 32 bits of src₀ * src₁
 - L0 := lower 32 bits of $src_0 * src_1$
- mult treats *src*₀/*src*₁ as signed; multu as unsigned

mul *dst*, *src*₀, *src*₁ — multiplication (no overflow check)

- dst := LO := lower 32 bits of src₀ * src₁
- Single instruction equivalent of mult *src*₀, *src*₁ mflo *dst*
- No mulu same result signed or unsigned



MIPS Instructions

Multiplication Overflow

- Pseudoinstructions mulo and mulou check for overflow
 - Result too large for a 32-bit signed/unsigned word
 - How do these pseudoinstructions work?
- Replace break \$0 with your own error-handing code

mulou dst , src_0 , src_1	mulo dst , src_0 , src_1
mult <i>src</i> ₀ , <i>src</i> ₁	mult <i>src</i> ₀ , <i>src</i> ₁
mfhi \$at	mfhi \$at
	mflo <i>dst</i>
	sra <i>dst</i> , <i>dst</i> , 31
beq \$at, \$0, no_overflow	beq \$at, <i>dst</i> , no_overflow
break \$0	break \$0
no_overflow:	no_overflow:
mflo <i>dst</i>	mflo <i>dst</i>

MIPS Division

div src_0 , src_1 / divu src_0 , src_1 — division

• HI :=
$$src_0$$
 % src_1

LO :=
$$src_0 \div src_1$$

• div treats *src*₀/*src*₁ as signed; divu as unsigned

div dst, src_0 , src_1 / divu dst, src_0 , src_1 — division

- Three argument pseudoinstruction version of div/divu
- Expands to div src₀, src₁ or divu src₀, src₁ mflo dst mflo dst

