

# Computer Systems Architecture

<http://cs.nott.ac.uk/~txa/g51csa/>

Thorsten Altenkirch and Liyang Hu

School of Computer Science  
University of Nottingham

Lecture 07: Signedness, Overflow,  
Multiplication and Division



The University of  
**Nottingham**

# Signed and Unsigned Instructions

- MIPS can interpret words as signed or unsigned
- Many instructions have signed and unsigned variants

## slt vs sltu *dst*, *src*<sub>0</sub>, *src*<sub>1</sub> – Set on Less-Than

- slt interprets *src*<sub>0</sub> and *src*<sub>1</sub> as *signed* integers
- While sltu interprets *src*<sub>0</sub> and *src*<sub>1</sub> as *unsigned*
- What is the result from each of the following instructions?

\$s1	FFFFFFFF <sub>16</sub>
\$s2	00000001 <sub>16</sub>

```
slt $s0, $s1, $s2
```

```
sltu $s0, $s1, $s2
```

slt    \$s0 = 1    because  $-1 < 1$


sltu    \$s0 = 0    because  $2^{32} - 1 \not< 1$

# Sign Extension

- What about signed bytes and half-words (in memory)?
- Run: `lbu $s0, ($a0)` with  $M[\$a0] = 123456FF_{16}$ 
  - Loads the byte  $FF_{16}$  ( $= -1_{10}$ ) into  $\$s0$
  - But now  $\$s0$  contains  $000000FF_{16} = 255_{10}$ !
  - How do we preserve the intended value?

## Sign Extension

- For a signed byte, copy the MSB (bit 7) 24 times:



- e.g.  $D6_{16}$  ( $= -42_{10}$ ) is sign-extended to  $FFFFFFD6_{16}$
- `lb` and `lh` performs *sign extension*; `lbu` and `lhu` does not
  - Usually use bytes for characters, so `lbu` used more often

# Signed Overflow

- `add/addi/addu/addiu` use the same addition circuits
  - But constants in `addi/addiu` are always sign-extended
- However, `add` and `addi` also check for overflow
  - Overflow when result exceeds  $-2^{31} \leq x < 2^{31}$
  - On overflow, trigger an error exception
  - Try `li $t0, 0x7fffffff` in SPIM!  
`addi $t0, $t0, 1`
- `addu/addiu` doesn't check for overflow
  - We can check for ourselves: avoid triggering exception
- There is also `subu`, subtraction without overflow checking



# Checking for Overflow

```

dst = src0 + src1
if(sign(src0) != sign(src1))
    goto no_overflow;
if(sign(dst) == sign(src0))
    goto no_overflow;
    # we have overflow!
no_overflow:
# rest of program

```

```

addu $s0, $s1, $s2
xor $t0, $s1, $s2
blt $t0, $zero, no_overflow
xor $t0, $s0, $s1
bge $t0, $zero, no_overflow
    # we have overflow!
no_overflow:
# rest of program

```

- xor *dst*, *src*<sub>0</sub>, *src*<sub>1</sub> returns
  - a positive *dst* when the sign bit of *src*<sub>0</sub> and *src*<sub>1</sub> match
  - a negative *dst* when the sign bit of *src*<sub>0</sub> and *src*<sub>1</sub> differ
- sign(*x*)=*x*&0x8000 for 32 bit numbers.



# Multiplication

- Product of  $m$ - and  $n$ -digit numbers requires  $m + n$  digits
  - Multiplying 4-digit numbers needs 8 digits
- Binary case needs only multiply by 0 or 1, and addition

## Long Multiplication in Decimal

				6	2	9	5	
				2	8	1	7	
×				<hr/>				
				4	4	0	6	5
				6	2	9	5	
		5	0	3	6	0		
+	1	2	5	9	0			Partial Sums
=	1	7	7	3	3	0	1	5



# Multiplication


- Product of  $m$ - and  $n$ -digit numbers requires  $m + n$  digits
  - Multiplying 4-digit numbers needs 8 digits
- Binary case needs only multiply by 0 or 1, and addition

## Long Multiplication in Binary

				1	1	0	1	a = 13 <sub>10</sub>
×				1	0	1	1	b = 11 <sub>10</sub>
<hr/>								
				1	1	0	1	
			1	1	0	1		
		0	0	0	0			
+		1	1	0	1			Partial Sums
<hr/>								
=	1	0	0	0	1	1	1	1
								c = 143 <sub>10</sub>



# n-Bit Binary Multiplication



- Given  $a$  and  $b$ , calculates  $c = a * b$
- Optimisation: exit as soon as  $b == 0$
- But doesn't work for signed numbers!
  - Take magnitude, multiply, then fix sign?
- Equivalent C code:
 

```

c = 0;
for(i = 1; i < n; i = i + 1) {
    if(b & 0x01 != 0)
        c = c + a;
    b = b >> 1;
    a = a << 1;
}
      
```





# Signed Binary Multiplication

- Signed numbers can be infinitely sign-extended
  - Positive numbers prefixed by an 'infinite' number of 0s
  - Negative numbers prefixed by an 'infinite' number of 1s
- Sign-extend  $a$  and  $b$  to  $2n$  digits for multiplication
  - Must loop  $2n$  times as a result
  - But can still exit early when  $b == 0$

**Example:**  $-3 \times 5$

	...	1	1	1	1	1	1	0	1	a = $-3_{10}$
×	...	0	0	0	0	0	0	1	0	b = $5_{10}$
	...	1	1	1	1	1	1	0	1	
	...	0	0	0	0	0	0	0	0	
+	...	1	1	1	1	0	1			Partial Sums
=	...	1	1	1	1	0	0	0	1	c = $15_{10}$

# Division

## Long Division in Decimal


	Divisor	0	0	2	1	3	Quotient
÷	8 1	1	7	3	3	0	Dividend
	8	1	0	0	0	0	× 0
		8	1	0	0	0	× 0
			8	1	0	0	× 2
	-	1	6	2	0	0	
		1	1	3	0		
			8	1	0		× 1
			-	8	1	0	
			3	2	0		
				8	1		× 3
			-	2	4	3	
			7	7			Remainder

# Division

## Long Division in Binary

	Divisor	0	0	1	0	1	1	1	Quotient
÷	1 0 1	1	1	1	0	1	0	1	Dividend
	1 0	1	0	0	0	0	0	0	× 0
		1	0	1	0	0	0	0	× 0
	— 1 0	1	0	1	0	0	0	0	× 1
		1	0	0	1	0	1		
		1	0	1	0	0	0	0	× 0
	— 1 0	1	0	1	0	0	0	0	× 1
		1	0	0	0	1			
		— 1	0	1	0	0	0	0	× 1
		1	1	1					
	— 1 0	1	0	1	0	1	0	0	× 1
		1	0						Remainder

# n-Bit Binary Division



- Given dividend  $a$  and divisor  $b$ 
  - Calculates their quotient  $d = a / b$
  - Leaves the remainder in  $a = a \% b$
- Equivalent C code:

```
d = 0;
b = b << n;
for(i = 0; i < n; i++) {
    b = b >> 1;
    d = d << 1;
    if(a >= b) {
        a = a - b;
        d = d + 1;
    }
}
```



# Multiplication and Division on the MIPS

- $\text{Mul}^n$  produces a 64-bit word;  $\text{div}^n$  two 32-bit results
  - No way to encode two destination registers. . .
- Slow compared to e.g. addition; takes many cycles
  - Would stall the next instructions in the *pipeline*
- Independent unit (from main ALU) for  $\text{mul}^n$  and  $\text{div}^n$ 
  - Source operands come from the usual register file
  - Results written to two special registers HI and LO

`mfhi dst / mflo dst` — **move from HI/LO**

- `mfhi dst` — `dst := HI`
- `mflo dst` — `dst := LO`



# MIPS Multiplication

## **mult** *src<sub>0</sub>*, *src<sub>1</sub>* / **multu** *src<sub>0</sub>*, *src<sub>1</sub>* — multiplication

- HI := upper 32 bits of  $src_0 * src_1$   
LO := lower 32 bits of  $src_0 * src_1$
- mult treats  $src_0/src_1$  as signed; multu as unsigned

## **mul** *dst*, *src<sub>0</sub>*, *src<sub>1</sub>* — multiplication (no overflow check)

- $dst := LO :=$  lower 32 bits of  $src_0 * src_1$
- Single instruction equivalent of `mult src0, src1  
  mflo dst`
- No mulu – same result signed or unsigned



# Multiplication Overflow

- Pseudoinstructions `mulo` and `mulou` check for overflow
  - Result too large for a 32-bit signed/unsigned word
  - How do these pseudoinstructions work?
- Replace `break $0` with your own error-handling code

## `mulou dst, src0, src1`

```

mult src0, src1
mfhi $at

beq $at, $0, no_overflow
    break $0
no_overflow:
mflo dst
  
```

## `mulo dst, src0, src1`

```

mult src0, src1
mfhi $at
mflo dst
sra dst, dst, 31
beq $at, dst, no_overflow
    break $0
no_overflow:
mflo dst
  
```

# MIPS Division

## **div** *src<sub>0</sub>*, *src<sub>1</sub>* / **divu** *src<sub>0</sub>*, *src<sub>1</sub>* — division

- HI := *src<sub>0</sub>* % *src<sub>1</sub>*  
  LO := *src<sub>0</sub>* ÷ *src<sub>1</sub>*
- **div** treats *src<sub>0</sub>*/*src<sub>1</sub>* as signed; **divu** as unsigned

## **div** *dst*, *src<sub>0</sub>*, *src<sub>1</sub>* / **divu** *dst*, *src<sub>0</sub>*, *src<sub>1</sub>* — division

- Three argument pseudoinstruction version of **div**/**divu**
- Expands to `div src0, src1` or `divu src0, src1`  
`mflo dst`                          mflo *dst*

