

A (Very) Brief History of Computers (I)

The first Generation - Vacuum Tubes (1945 -1955)

ENIAC (1943 - 1946)


 Intended for calculating range tables of aiming artillery Consisted of 18000 tables, 1500 relays, weight 30 tons, consumed 140 KW •Decimal machine •Each digit represented by a ring of 10 vacuum tables. •Designed for artillery range table, but used to perform complex calculations to help determine the feasibility of 14 bomb - general purpose computer •Programmed with multi-position switches and jumper cables.


John von Neumann (1945 -1952) more later ...


Originally a member of the ENIAC development team.
 First to use binary arithmetic
 Architecture consists of: Memory, ALU, Program control, Input, Output
 Stored-program concept - main memory store both data and instructions

School of Computer Science G51

ľ










1970s Proc	4004	8008	8080	8086	8088
Introduced	11/15/71	4/1/72	4/1/74	6/8/78	6/1/79
Clock Speeds	108KHz	200KHz	2MHz	5MHz, 8MHz, 10MHz	5MHz, 8MHz
Bus Width	4 bits	8 bits	8 bits	16 bits	8 bits
Number of Transistor s	2,300 (10 microns)	3,500 (10 microns)	6,000 (6 microns)	29,000 (3 microns)	29,000 (3 microns)
Addressab le Memory	640 bytes	16 KBytes	64 KBytes	1 MB	1 MB
Virtual Memory	-	-	-		-
Brief Descriptio n	First microcomputer chip, Arithmetic manipulation	Data/character manipulation	10X the performance of the 8008	10X the performance of the 8080	Identical to 8086 excep for its 8-bit external bus


1980s Processors							
	80286	Intel386™ DX Microprocessor	Intel386™ SX Microprocessor	Intel486 TH DX CPU Microproce ssor			
Introduced	2/1/82	10/17/85	6/16/88	4/10/89			
Clock Speeds	6MHz, 8MHz, 10MHz, 12.5MHz	16MHz, 20MHz, 25MHz, 33MHz	16MHz, 20MHz, 25MHz, 33MHz	25MHz, 33MHz, 50MHz			
Bus Width	16 bits	32 bits	16 bits	32 bits			
Number of Transistor s	134,000 (1.5 microns)	275,000 (1 micron)	275,000 (1 micron)	1.2 million (1 micron) (.8 micron with 50MHz)			
Addressab le Memory	16 megabytes	4 gigabytes	16 megabytes	4 gigabytes			
Virtual Memory	1 gigabyte	64 terabytes	64 terabytes	64 terabytes			
Brief Descriptio n	3-6X the performance of the 8086	First X86 chip to handle 32 bit data sets	 16-bit address bus enabled low- cost 32-bit processing 	Level 1 cach on chip			

1990s Proce						
	Intel486 [™] SX Microprocessor	Pentium® Processor	Pentium® Pro Processor	Pentium® II Processor		
Introduced	4/22/91	3/22/93	11/01/95	5/07/97		
Clock Speeds	16MHz, 20MHz, 25MHz, 33MHz	60MHz,66MHz	150MHz, 166MHz, 180MHz, 200MHz	200MHz, 233MHz, 266MHz, 300MHz		
Bus Width	32 bits	64 bits	64 bits	64 bits		
Number of Transistors	1.185 million (1 micron)	3.1 million (.8 micron)	5.5 million (0.35 micron)	7.5 million (0.35 micron)		
Addressable Memory	4 gigabytes	4 gigabytes	64 gigabytes	64 gigabytes		
Virtual Memory	64 terabytes	64 terabytes	64 terabytes	64 terabytes		
Brief Description	Identical in design to Intel486 TM DX but without math coprocessor	Superscalar architecture brought 5X the performance of the 33-MHz Intel486 TM DX processor	Dynamic execution architecture drives high-performing processor	Dual independent bus, dynamic execution, Intel MMX TM technology		









The IAS Machine: Instruction Cycle

The IAS operates by repetitively performing an *instruction cycle*.

Two sub-cycles:

- During the *fetch cycle*, the opcode of the NEXT instruction is loaded in to the IR and the address portion is loaded into the MAR
- Once the opcode is in the IR, the *execute cycle* is performed. Control circuitry interprets the opcode and executes the instruction by sending out appropriate control signals to cause data to be moved or an operation to be performed by the ALU.

School of Computer Science

ľ