

Computer System: User's View



School of Computer Science G51CSA

1


Computer System Components: High Level View



School of Computer Science G51CSA

2


Computer System: Motherboard Level



School of Computer Science G51CSA

3


Computer Components: Interconnection



School of Computer Science G51CSA

4


CPU



School of Computer Science G51CSA

5

CPU Organization



School of Computer Science G51CSA

6

Memory

The diagram illustrates the memory hierarchy. On the left, there are images of RAM modules and a circuit board. On the right, a diagram shows a CPU connected to memory. Below this, a table shows memory addresses and their corresponding contents:

address	content
00000000	010101010010101
00000001	011101010100101
11111110	010101011110101
11111111	110101110100101

School of Computer Science G51CSA

Input/Output

The diagram shows the flow of data between the CPU, the I/O Module, and the I/O Devices. Red arrows indicate the direction of data flow.

School of Computer Science G51CSA

Computer Systems Hierarchy

The hierarchy consists of the following layers from top to bottom:

- Electronic Signal
- Machine Code
- Assembly Language
- Operating System
- Application Software
- User

School of Computer Science G51CSA

Computer Systems Hierarchy

A digital computer solves problems by carrying out instructions

Results ← Computer ← Instructions

A program:
A sequence of instructions describing how to perform a certain task.

School of Computer Science G51CSA

Computer Systems Hierarchy

The electronic circuits of a computer can recognize and directly execute a limited set of simple instructions, which are no more complicated than

- Add 2 numbers
- Check a number to see if it is zero
- Copy data from one part of the memory to another part

Machine Language:
A computer's primitive instructions form a language which enables humans to communicate with computers

Machine languages are simple, but difficult to use.







School of Computer Science G51CSA

Computer Systems Hierarchy

Human Language → Interpretation/Translation → Machine Language → Computer

Difficult to implement


School of Computer Science G51CSA



Computer Systems Hierarchy

Level 0 Digital logic level

A group of 1-bit memories combined to form registers.
A register can hold 8 bits, 16 bits, 32 bits or 64 bits etc




Computer Systems Hierarchy

Level 1 Microstructure level

Registers - 16 bits, 32 bits etc

ALU - Arithmetic Logic Unit

Microprograms



Computer Systems Hierarchy

Level 2 Instruction Set Architecture

**CHAPTER 25
INSTRUCTION SET**

This chapter presents the instructions in alphabetical order. For each instruction, the format is given for each operand convention, including offset code, prefixed, operand register, immediate form, and a description. For each instruction, there is an operand description and a summary of exception points.

25.1. OPERAND-SIZE AND ADDRESS-SIZE ATTRIBUTES

When reading an instruction, the processor may address memory using either 16- or 32-bit addresses. Consequently, each instruction has one memory address that is associated with a 16-bit operand address or a 32-bit bus. The use of 16-bit addresses requires both the use of 16-bit displacements in instructions and the generation of 16-bit address effective operand address, addresses at the result of the effective address calculation. 32-bit addresses may be used in the instructions in the generation of 32-bit address effectively, an instruction that accesses words (32 bits) or doublewords (64 bits) has its operand address of either 16 or 32 bits.

The attributes are determined by a combination of details, instruction prefixes, and the program encoding as processed under non-specification has its segment descriptor.

**Pentium® Processor Family
Developer's Manual**

Volume 2:
Architecture and Programming Manual

1998



Computer Systems Hierarchy

Level 2 Instruction Set Architecture



Computer Systems Hierarchy

Level 3 - Operating System

Hybrid level

Most of its instructions are in ISA level - directly carried out by microprograms or hardwired control

Also there are

- A set of new instructions
- Different memory organization
- Run two or more programs concurrently
- etc



Computer Systems Hierarchy

Level 4 - Assembly language level

- Symbolic form of the underlying language
- A method to write programs for level 1, 2, and 3
- Easier to use than machine language

Assembler

A program translates the assembly language into level 1, 2, or 3 language and interpreted by the appropriate virtual or actual machine.



Computer Systems Hierarchy

Level 5 - High level language

Application programmers

BASIC, C, C++, C#, etc

Compiler

Translator which translates a high level language to level 4 and 3 languages



School of Computer Science G51CSA

25

A (Very) Brief History of Computers (I)

The first Generation - Vacuum Tubes (1945 -1955)

ENIAC (1943 - 1946)

- Intended for calculating range tables of aiming artillery
- Consisted of 18000 tubes, 15000 relays, weight 30 tons, consumed 140 KW
- Decimal machine
- Each digit represented by a ring of 10 vacuum tubes.
- Designed for artillery range table, but used to perform complex calculations to help determine the feasibility of H bomb - general purpose computer
- Programmed with multi-position switches and jumper cables.

John von Neumann (1945-1952) more later ...

- Originally a member of the ENIAC development team.
- First to use binary arithmetic
- Architecture consists of : Memory, ALU, Program control, Input, Output
- Stored-program concept - main memory store both data and instructions




School of Computer Science G51CSA

26

A (Very) Brief History of Computers (II)



Vacuum Tubes



ENIAC



School of Computer Science G51CSA

27

A (Very) Brief History of Computers (II)

The Second Generation - Transistors (1955 -1965)

Transistors

- Transistor was invented in 1948 at Bell Labs by John Barden, Walter Brattain and William Shockley
- TX-0 (Transistorised eXperimental computer 0), first transistor computer, build at MIT Lincoln Labs
- DEC PDP-1, first affordable microcomputer (\$120,000), performance half that of IBM 7090 (the fastest computer in the world at that time, which cost millions)
- PDP-8, cheap (\$16,000), the first to use single bus

CDC 6600 (1964)

- an order of magnitude faster than the mighty IBM 7094
- First highly parallelized machine (up to 10 instructions in parallel)
- Separate computational and control units

Burroughs B5000

- First to emphasise software and high level programming languages (Algol 60)



School of Computer Science G51CSA

28

A (Very) Brief History of Computers (III)

The Third Generation - Integrated Circuits (1965 -1980)

IBM System/360

- Family of machines with same assembly language
- Designed for both scientific and commercial computing
- First to allowed microprogramming
- DEC PDP-11
- Was to System/360 what PDP-8 was to 7090
- Very popular with universities, maintained DEC's lead in microcomputer market

The Fourth Generation - VLSI (1980 - ?)

- Lead to PC revolution
- High performance, low cost



School of Computer Science G51CSA

29

Evolution of Intel Microprocessor

Source: <http://www.intel.com/med/processors/25main/1of7/tpocs.htm>

1970s Processors					
	4004	8008	8080	8086	8088
Introduced	11/15/71	4/1/72	4/1/74	6/8/78	6/1/79
Clock Speeds	108KHz	200KHz	2MHz	5MHz, 8MHz, 10MHz	5MHz, 8MHz
Bus Width	4 bits	8 bits	8 bits	16 bits	8 bits
Number of Transistors	2,300 (10 microns)	3,500 (10 microns)	6,000 (6 microns)	29,000 (3 microns)	29,000 (3 microns)
Addressable Memory	640 bytes	16 KBytes	64 KBytes	1 MB	1 MB
Virtual Memory	-	-	-	-	-
Brief Description	First microcomputer chip. Arithmetic manipulation	Data/character manipulation	10X the performance of the 8008	10X the performance of the 8080	Identical to 8086 except for its 8-bit external bus



School of Computer Science G51CSA

30

Evolution of Intel Microprocessor

Source: <http://www.intel.com/intel/museum/25anni/ho/fopecs.htm>

1980s Processors				
	80286	Intel386™ DX Microprocessor	Intel386™ SX Microprocessor	Intel486™ DX CPU Microprocessor
Introduced	2/1/82	10/17/85	8/16/88	4/10/89
Clock Speeds	6MHz, 8MHz, 10MHz, 12.5MHz	16MHz, 20MHz, 25MHz, 33MHz	16MHz, 20MHz, 25MHz, 33MHz	25MHz, 33MHz, 50MHz
Bus Width	16 bits	32 bits	16 bits	32 bits
Number of Transistors	134,000 (1.5 microns)	275,000 (1 micron)	275,000 (1 micron)	1.2 million (1 micron), 1.8 micron with 50MHz
Addressable Memory	16 megabytes	4 gigabytes	16 megabytes	4 gigabytes
Virtual Memory	1 gigabyte	64 terabytes	64 terabytes	64 terabytes
Brief Description	3-6x the performance of the 8086	First X86 chip to handle 32 bit data sets	16-bit address bus enabled low-cost 32-bit processing	Level 1 cache on chip



School of Computer Science G51CSA

33

Evolution of Intel Microprocessor

Source: <http://www.intel.com/intel/museum/25anni/ho/fopecs.htm>

1990s Processors				
	Intel486™ SX Microprocessor	Pentium® Processor	Pentium® Pro Processor	Pentium® II Processor
Introduced	4/22/91	3/22/93	11/01/95	5/07/97
Clock Speeds	16MHz, 20MHz, 25MHz, 33MHz	60MHz, 66MHz	150MHz, 166MHz, 180MHz, 200MHz	200MHz, 233MHz, 266MHz, 300MHz
Bus Width	32 bits	64 bits	64 bits	64 bits
Number of Transistors	1,185 million (1 micron)	3.1 million (.8 micron)	5.5 million (0.35 micron)	7.5 million (0.35 micron)
Addressable Memory	4 gigabytes	4 gigabytes	64 gigabytes	64 gigabytes
Virtual Memory	64 terabytes	64 terabytes	64 terabytes	64 terabytes
Brief Description	Identical in design to Intel486™ DX but without math coprocessor	Superscalar architecture brought SX the performance of the 33-MHz Intel486™ DX	Dynamic execution architecture drives high-performing processor	Dual independent bus, dynamic execution, Intel MMX™ technology



School of Computer Science G51CSA

32

Moore's Law

Moore's Law

Computers double in power roughly every two years, but cost only half as much




School of Computer Science G51CSA

33

The IAS (von Neumann) Machine

- ★ Stored Program concept
- ★ Main memory storing programs and data
- ★ ALU operating on binary data
- ★ Control unit interpreting instructions from memory and executing
- ★ Input and output equipment operated by control unit



1946 ~ 1952
John von Neumann
Princeton
Institute for Advanced Studies

Almost all of today's computers have the same general structure as the IAS - referred to as **von Neumann** machines.


The Structure of IAS Computer




School of Computer Science G51CSA

34

The IAS Machine: Memory



IAS Memory
- 1000 storage locations (words), each 40 bits
- Both data and instruction are stored in the memory




School of Computer Science G51CSA

35

The IAS Machine: Control Unit

The control unit operates the machine by fetching instructions from memory and executing them ONE at a time.



School of Computer Science G51CSA

36

The IAS Machine: Instruction Cycle

The IAS operates by repetitively performing an *instruction cycle*.

Two sub-cycles:

- During the *fetch cycle*, the opcode of the NEXT instruction is loaded in to the IR and the address portion is loaded into the MAR
- Once the opcode is in the IR, the *execute cycle* is performed. Control circuitry interprets the opcode and executes the instruction by sending out appropriate control signals to cause data to be moved or an operation to be performed by the ALU.

